Advanced Search

Journal Navigation

Journal Home

Subscriptions

Archive

Contact Us

Table of Contents

Click here to sign up for SAGE Journal Email Alerts today!

Sign In to gain access to subscriptions and/or personal tools.
International Journal of High Performance Computing Applications
This Article
Right arrow Full Text (PDF)
Right arrow References
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Similar articles in Web of Science
Right arrow Alert me to new issues of the journal
Right arrow Add to Saved Citations
Right arrow Download to citation manager
Right arrowRequest Permissions
Right arrow Request Reprints
Right arrow Add to My Marked Citations
Citing Articles
Right arrow Citing Articles via HighWire
Right arrow Citing Articles via Web of Science (39)
Right arrow Citing Articles via Google Scholar
Right arrow Citing Articles via Scopus
Google Scholar
Right arrow Articles by Browne, S.
Right arrow Articles by Mucci, P.
Right arrow Search for Related Content
Social Bookmarking
Add to CiteULike   Add to Complore   Add to Connotea   Add to Del.icio.us   Add to Digg   Add to Reddit   Add to Technorati   Add to Twitter  
What's this?

A Portable Programming Interface for Performance Evaluation on Modern Processors

S. Browne

Computer Science Department, University of Tennessee, Knoxville, Tennessee, U.S.A.

J. Dongarra

Computer Science Department, University of Tennessee, Knoxville, and Oak Ridge Laboratory, Tennessee, U.S.A.

N. Garner

Computer Science Department, University of Tennessee, Knoxville, Tennessee, U.S.A.

G. Ho

Computer Science Department, University of Tennessee, Knoxville, Tennessee, U.S.A.

P. Mucci

Computer Science Department, University of Tennessee, Knoxville, Tennessee, U.S.A., mucci{at}cs.utk.edu

The purpose of the PAPI project is to specify a standard application programming interface (API) for accessing hardware performance counters available on most modern microprocessors. These counters exist as a small set of registers that count events, which are occurrences of specific signals and states related to the processor’s function. Monitoring these events facilitates correlation between the structure of source/object code and the efficiency of the mapping of that code to the underlying architecture. This correlation has a variety of uses in performance analysis, including hand tuning, compiler optimization, debugging, benchmarking, monitoring, and performance modeling. In addition, it is hoped that this information will prove useful in the development of new compilation technology as well as in steering architectural development toward alleviating commonly occurring bottlenecks in high performance computing.

International Journal of High Performance Computing Applications, Vol. 14, No. 3, 189-204 (2000)
DOI: 10.1177/109434200001400303
Add to CiteULike CiteULike   Add to Complore Complore   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us   Add to Digg Digg   Add to Reddit Reddit   Add to Technorati Technorati   Add to Twitter Twitter    What's this?


This article has been cited by other articles:


Home page
 International Journal of High Performance Computing ApplicationsHome page
A. D. Malony, S. Shende, A. Morris, and F. Wolf
Compensation of Measurement Overhead in Parallel Performance Profiling
International Journal of High Performance Computing Applications, May 1, 2007; 21(2): 174 - 194.
[Abstract] [PDF]

Home page
 International Journal of High Performance Computing ApplicationsHome page
B. Sprunt
Managing The Complexity Of Performance Monitoring Hardware: The Brink Andabyss Approach
International Journal of High Performance Computing Applications, November 1, 2006; 20(4): 533 - 540.
[Abstract] [PDF]

Home page
 International Journal of High Performance Computing ApplicationsHome page
S. S. Shende and A. D. Malony
The Tau Parallel Performance System
International Journal of High Performance Computing Applications, May 1, 2006; 20(2): 287 - 311.
[Abstract] [PDF]