This Article Full Text (PDF) All Versions of this Article: 1094342009347766v1 23/4/401    most recent Alert me when this article is cited Alert me if a correction is posted Services Email this article to a friend Similar articles in this journal Alert me to new issues of the journal Add to Saved Citations Download to citation manager Request Permissions Request Reprints Add to My Marked Citations Citing Articles Citing Articles via Scopus Google Scholar Articles by Geist, A. Articles by Dosanjh, S. Social Bookmarking                         What's this?

IESP Exascale Challenge: Co-Design of Architectures and Algorithms

OAK RIDGE NATIONAL LABORATORY, PO BOX 2008, TN, 37831-6367 USA, GST{at}ORNL.GOV

Sudip Dosanjh

SANDIA NATIONAL LABORATORIES, 1515 EUBANK BLVD SE, ALBUQUERQUE, NM 87123, USA

There is a large gap between the peak performance of supercomputers and the actual performance realized by today’s algorithms. This architecture—algorithm performance gap will get even wider with the increase in computing power being driven by a rapid escalation in the number of cores incorporated into a single chip rather than increases in the clock rate. In order to improve the effectiveness of peta and exascale systems we need to have a paradigm shift where architectures and algorithms are co-designed.

Key Words: exascale • architectures • algorithms • co-design • high-performance computing.

This version was published on November 1, 2009

International Journal of High Performance Computing Applications, Vol. 23, No. 4, 401-402 (2009)
DOI: 10.1177/1094342009347766


CiteULike    Complore    Connotea    Del.icio.us    Digg    Reddit    Technorati    Twitter    What's this?